Image from Amazon.com
Image from Google Jackets
POWER AWARE DESIGN METHODOLOGIES
Material type:
TextPublication details: KLUWER ACADEMIC PUBLISHERS; 2002Description: 521 PISBN: - 9781402071522
- 621.395 PED
| Item type | Current library | Call number | Status | Notes | Date due | Barcode | |
|---|---|---|---|---|---|---|---|
| Reference | VIT Central Library | 621.395 PED (Browse shelf(Opens below)) | Not for loan | ELECTRONICS | 36099 |
Browsing VIT Central Library shelves Close shelf browser (Hides shelf browser)
|
|
|
|
|
|
|
||
| 621.395 NRI LOGIC DESIGN THEORY | 621.395 PAL LOW- POWER VLSI CIRCUITS AND SYSTEMS | 621.395 PAR VLSI DIGITAL SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION | 621.395 PED POWER AWARE DESIGN METHODOLOGIES | 621.395 PED CIRCUIT DESIGN WITH VHDL | 621.395 PED CIRCUIT DESIGN WITH VHDL | 621.395 PED CIRCUIT DESIGN WITH VHDL |
There are no comments on this title.
Log in to your account to post a comment.